Implementation of High-Speed Area Efficient Multiplier Using 7:3 Compressors
DOI:
https://doi.org/10.69996/fmep.2026003Keywords:
7:3 Compressor, Partial Product Reduction, Carry Look ahead Adder (CLA), High-Speed Multiplier, Vedic MultiplierAbstract
When it comes to processing digital signals, images, and communications, multiplication is a crucial arithmetic operation. How well these systems work is highly dependent on how fast and efficient the multiplier unit is. Array multipliers and Wallace tree multipliers are two examples of conventional multiplier designs that, as the number of bits rises, typically experience increased hardware complexity and substantial propagation delays. This research suggests a 7:3 compressor-based, space-efficient multiplier for partial product reduction to circumvent these restrictions. The proposed architecture generates partial products and reduces them using compressor circuits, which significantly decreases the number of reduction stages and improves computational speed. A Carry Lookahead Adder (CLA) is used in the final addition stage to further reduce carry propagation delay. The design is implemented using VHDL and analyzed through FPGA synthesis tools to evaluate its performance. Experimental results show that the proposed multiplier achieves improved speed, reduced area utilization, and lower power consumption compared to conventional multiplier architectures, making it suitable for high-performance digital and DSP applications.
References
[1] W.Liu,C.Gu,M.O’Neill,G.Qu,P.Montuschiand F.Lombardi,“Security in Approximate Computing and Approximate Computingfor Security: Challenges and Opportunities,”Proceedings of the IEEE, 2020.
[2] W. Liu, F. Lombardiand M. Schulte,“Approximate Computing: From Circuits to Applications,” Proceedings of the IEEE, 2020.
[3] A. Momeni, J. Han, P. Montuschi and F. Lombardi,“Design and Analysis of Approximate Compressors for Multiplication,”IEEE Trans. on Computers (TC), 2015.
[4] S.Venkatachalam and S.Ko,“Design of Power and Area Efficient Approximate Multipliers,”IEEE Trans on Very Large-Scale Integration Systems (TVLSI), 2017.
[5] M. Ha and S. Lee,“Multipliers With Approximate4–2 Compressors and Error Recovery Modules,”IEEE Embedded Systems Letters(ESL), 2018.
[6] O.Akbari, M.Kamal, A.Afzali-Kusha and M.Pedram, “Dual-quality 4:2 compressors for utilizing in dynamic accuracy configurable multipliers,”IEEE Trans. on Very Large-Scale Integration Systems (TVLSI), 2017.
[7] F.Sabetzadeh, M.H.Moaiyeri and M.Ahmadinejad,“A Majority-Based Imprecise Multiplier for Ultra-Efficient Approximate Image Multiplication,”IEEE Trans on Circuits and Systems I (TCAS I), 2019
[8] K.L.S. Sweeand Lo Hai Hiung, ”Performance Comparison Review of 32-Bit Multiplier Designs,” 4th International Conference on Intelligent and Advanced Systems (ICIAS), vol. 2, pp 836-841, 2012.
[9] H.D. Tiwari, "Multiplier design based on ancient Indian Vedic Mathematics," Int. SoC Design Conf., vol. 2. IEEE Proc.,pp. II-65 - II-68, 2008.
[10] L. Sriraman, T.N. Prabakar, “Design and Implementation of Two Variable Multiplier Using KCM and Vedic Mathematics,” 1st Int. Conf. on Recent Advances in Information Technology, Dhanbad, India, pp. 782-787, 2012.
[11] Mehak Sharma, Vandana Khanna, Anu Tonk and Shaifali Ruhil, “Implementation and Comparative Analysis of Various Low Power FSM Synthesis Techniques,” JEPE, vol. 2, no. 1, pp. 54–66, 2025
[12] S. R. Huddar, S. R. Rupanagudi, Kalpana and S. Mohan, “Novel High Speed Vedic Mathematics Multiplier Using Compressors,” International Multi-Conference on Automation, Computing, Communication, Control and Compressed Sensing, pp. 465-469, 2013.
[13] D. Radhakrishnan and A. P. Preethy, "Low power CMOS pass logic 4-2 compressor for highspeed multiplication," Circuits and Systems, Proc. 43rd IEEE Midwest Symp., vol. 3, pp. 1296- 1298, 2000.
[14] C.Suneetha and P.Sree Lakshmi, “Energy Harvesting Based Metamaterial Microwave Antenna for Multi-BandOperation,” Journal of Microwaves and Antenna Applications, vol. 1, no. 2, 2025.
[15] K.Prasad and K.K. Parhi, “Low power 4-2 and 5-2 compressors”, 35th Asilomar Conference on Signals, Systems and Computers, vol.1, pp. 129 – 133, 2001.
[16] A. Dandapat, S. Ghosal, P. Sarkar and D. Mukhopadhyaya, “A 1.2-ns 16×16-bit Binary Multiplier using High Speed Compressors”, International Journal of Electrical, Computer and Systems Engineering, vol. 4, No. 3, 2010, pp. 234 – 239
[17] B.Ramkumar, Harish M Kittur and P.Mahesh Kannan, “ASIC implementation of Modified Faste
